US7196699

Latch circuit, shift register circuit, logical circuit and image display device operated with a low consumption of power

sharp kabushiki kaisha

A CMOS logical circuit comprises two electric current paths each of which has circuits consisting of n-type and p-type transistors. In a circuit consisting of n-type or p-type transistors, one electric current path is provided with a circuit having the sa

3.4

3